Tech Support | Generator Login | Careers | Contact Us
PRODUCTS

  Overview

  Technology

    Processor Gen

  Diamond Standard

  Xtensa

    Configurable

    Config & Extensible

    Xtensa 7

    Xtensa LX2

  DSPs

    HiFi 2 Audio

    Video

    Communications

  Software Tools

  Literature & Doc

Xtensa Processor Overview

Tensilica provides SOC designers with everything needed to quickly design high-speed, customized functional blocks that exactly match the required application. By using Tensilica’s Xtensa processors, design teams can avoid the time and verification required by hand-coding RTL blocks in Verilog or VHDL. Because these processors are fully programmable, changes can be made in firmware after silicon production.

All Xtensa configurable processors have two essential unique features:

  • Configurability - designers are offered a menu of checkbox and drop-down menu options so they can pick just the features they need
  • Extensibility - designers can add multi-cycle execution units, registers, register files, and much more using the Tensilica Instruction Extension (TIE) methodology, where the designer only has to specify and verify the functional behavior of the new data path and the RTL is automatically generated.

All of the tools, including the compiler, debugger and ISS, are automatically updated to match the configuration options and all extensible options . The matching tool set is generated by the Xtensa Processor Generator at the same time the new processor RTL is created.

Processor Cores

Xtensa LX2

Tensilica’s top-of-the-line product, Xtensa LX2 takes the configurable, extensible processor to the next level with RTL-equivalent bandwidth and exceptional computational performance. This highly flexible processor is ideal for DSP and data-intensive functions.
»Read More

Xtensa 7

Tensilica's Xtensa 7 configurable, extensible processor is optimized for low-power applications and is ideal for control and DSP operations.
>Read More

Comparison

 

Xtensa 7

Xtensa LX2

Major ISA Configuration Options

Max16

Yes

Yes

MUL16/MUL32

Yes

Yes

Floating Point

Yes

Ye

Vectra LX

Not Avail

Yes

HiFi 2 Audio

Not Avail

Yes

Linux MMU

Yes

Yes

Pipeline/Architecture Options

Pipeline Stages

5

5/7

FLIX Technology

Not Avail

Yes

Processor Interface Options

PIF and XLMI

Yes

Yes

Load/Store Units

One

One or Two

Designer-Defined Ports and Queues

Not Avail

Yes

 

 

Development Tools

XPRES Compiler

The next-generation in hardware synthesis technology. XPRES Compiler produces application-specific Xtensa LX processors from ANSI C/C++ code. Both first-time Tensilica users and expert processor developers can speed SOC design using XPRES Compiler.
»Read More

Xtensa Processor Developers Toolkit

Tensilica has created the most advanced and powerful yet easy-to-use tools for processor customization. Tensilica’s Processor Developer’s Toolkit contains all the tools necessary to create, analyze, and build extremely high performance application-specific processors.
»Read More

Xtensa SW Developers Toolkit

If you need to develop application code for an Xtensa processor, the Xtensa Software Developer’s Toolkit (SDK) provides a comprehensive collection of code generation and analysis tools that will speed the development process.
»Read More

FPGA Prototyping

The Xtensa processor generator produces optimized, fully-placed FPGA components for any Xilinx-based SOC prototyping or hardware emulation platform.
»Read More

Multimedia Solutions

HiFi 2 Audio Engine

Turnkey 24-bit audio for SOC designs, with multiple-codec support.
»Read More

Video

Turnkey video solutions for SOC designs, with multiple-codec support.
»Read More

 

PRODUCT RESOURCES
Xtensa 7 Product Brief
Xtensa Processor Developer's Toolkit Product Brief
  Microprocessor Report's Update on Xtensa LX2 and Xtensa 7
  Epson printer
WHITE PAPERS
Configurable Processors: What, Why, How?
Catching Up with Moore’s Law: How to Exploit the Benefits of Nanometer Silicon
ARTICLES
Reducing SOC Simulation and Development Time
How to Improve ROI in SOC Designs
Automated Verification of Configurable IP Blocks
MPEG-4 is Accelerated with Xtensa V
How Tensilica Verifies Processor Cores
QUOTABLE

“We were faced with lengthening RTL (register transfer level) hardware design cycles. By using Xtensa processors, we cut the design time significantly, plus benefit from the programmability of the solution.”

Dr. Jong-Seok Park,
Vice President of LG.

get more info