Tech Support | Generator Login | Careers | Contact Us
PRODUCTS

  Overview

  Technology

  Diamond Standard

  Xtensa

    Configurable

    Config & Extensible

    Xtensa 7

  + Architecture

    – Better Architecture

    – Code Size

    – Features

  + About Xtensa

    – Rapid Web Access

    – World Class Arch.

    – Benchmark Results

    – Customers Prove It

  + Processor Generator

  + Low Power

  + Configurability

  + Extensibility (TIE)

    – Accelerating C Code

    – Designing New HW

  + Floating Point

  + Real-time Trace

  + Error Detection

  + Performance

    – About EEMBC

    – Out of the Box

    – EEMBC Optimized

    – Code Size

  + DSP Options

    Xtensa LX2

  DSPs

    HIFi 2 Audio

    Video

    Communications

  HW/SW Dev Tools

  Literature & Doc

Customers Prove It

Judge Us By the Company We Keep

Great benchmark results are intriguing, but the real proof of the value of Xtensa technology is in who’s betting their futures on it. The Xtensa processor was introduced to the world in 1999. Now more than 100 of the world’s leading systems and semiconductor companies have licensed the Xtensa processor core and are deploying the technology in their most advanced networking, consumer, telecommunications, and office automation products. More information on these interesting applications is available here.

You’ll Be in Good Company

With so many of the world’s top semiconductor and systems companies already using the Xtensa processor core, shouldn’t you learn more about Tensilica and the Xtensa Processor?

This is just a sample of logos. For more companies and more information on each company, see our customer profile page.

< previous page

PRODUCT RESOURCES
Xtensa 7 Product Brief
Xtensa Processor Developer's Toolkit Product Brief
  Microprocessor Report's Update on Xtensa LX2 and Xtensa 7
  Epson printer
WHITE PAPERS
Configurable Processors: What, Why, How?
Catching Up with Moore’s Law: How to Exploit the Benefits of Nanometer Silicon
ARTICLES
Reducing SOC Simulation and Development Time
How to Improve ROI in SOC Designs
Automated Verification of Configurable IP Blocks
MPEG-4 is Accelerated with Xtensa V
How Tensilica Verifies Processor Cores
QUOTABLE

“We were faced with lengthening RTL (register transfer level) hardware design cycles. By using Xtensa processors, we cut the design time significantly, plus benefit from the programmability of the solution.”

Dr. Jong-Seok Park,
Vice President of LG.

get more info