Tech Support | Generator Login | Careers | Contact Us
PRODUCTS

 Overview

 Technology

 Xtensa Customizable

   Configurable

   Config & Extensible

   About Xtensa

     Rapid Web Access

     World Class
     Architecture

     Benchmark Results

     Customers Prove It

   Xtensa 7

   Xtensa LX2

 Audio

 Video

 DSPs

 Diamond Controllers

 HW/SW Dev Tools

 Literature and Docs

Benchmark Results

Benchmark Results Certified By Our Competitors

The Embedded Microprocessor Benchmark Consortium (EEMBC) (pronounced “Embassy”) is an independent organization funded by over 40 processor vendors and Systems companies. Members include Tensilica, Intel, ARM, MIPS, Texas Instrument, IBM, NEC, Motorola - a who’s who of processor vendors. The are five different EEMBC benchmark suites including Consumer, Networking and Telecom categories. Each suite is comprised of a range (five to sixteen) of individual benchmark tasks representative of that product category.

All scores are Simulations of licensable cores.
All scores are EEMBC/ECL Certified
Per-MHz certified benchmark scores normalized to ARM = unit score of 1 for suitability in graphing.
Competitive data as of April 2004. Source: www.eembc.org

Blowing Away the Benchmarks

Tensilica built three configurations of the Xtensa core - one for each of the benchmark suites shown here. The result: the Xtensa processor blows away the benchmarks and records the highest score ever for a uni-processor implementation of the Telecom suite. Tensilica’s score on the Networking suite compares quite favorably to a full-blown GHz CPU that burns more than 100X the power-dissipation of the tiny Xtensa core. The result: across the full range of benchmarks, Xtensa outperforms all other processors - cores or standard CPUs.

< previous page | next page >

PRODUCT RESOURCES
Xtensa 7 Product Brief
Xtensa Processor Developer's Toolkit Product Brief
  Microprocessor Report's Update on Xtensa LX2 and Xtensa 7
  Epson printer
WHITE PAPERS
Configurable Processors: What, Why, How?
Catching Up with Moore’s Law: How to Exploit the Benefits of Nanometer Silicon
ARTICLES
Reducing SOC Simulation and Development Time
How to Improve ROI in SOC Designs
Automated Verification of Configurable IP Blocks
MPEG-4 is Accelerated with Xtensa V
How Tensilica Verifies Processor Cores
QUOTABLE

“We were faced with lengthening RTL (register transfer level) hardware design cycles. By using Xtensa processors, we cut the design time significantly, plus benefit from the programmability of the solution.”

Dr. Jong-Seok Park,
Vice President of LG.

get more info