Tech Support | Generator Login | Careers | Contact Us
PARTNERS

  Overview

  Operating Systems

  HW Proto/Emulation

  JTAG Probes

  SOC Design Centers

  Audio SW Packages

  Application Software

  Silicon Sources

  EDA Tools

  ESL/Virtual Platforms

  Libraries/Memories

  + ARM

  + Novelics

  + Synopsys

  + Virage Logic

  University Program

Libraries and Memories

Standard cell libraries and memories are fundamental building blocks required to take an SOC design from concept to silicon. Tensilica works with the leading library and memory suppliers to validate compatibility and performance of the Xtensa processor RTL, design and implementation flows.

ARM logo
Novelics logo
Synopsys logo


Tensilica Xtensions Network