Tech Support | Generator Login | Careers | Contact Us
NEWS & EVENTS

  Overview

  Press Releases

  + 2008

  + 2007

  + 2006

  + 2005

  + 2004

  + 2003

  + 2002

  + 2001

  + 2000

  + 1999

  Articles

  Events

  Presentations

  Books

  Press Room

February 24, 2005

Tensilica Joins EDA Consortium

Company's XPRES Compiler Automates C-to-RTL Design Process and Allows IP Company to Span into EDA Industry

SANTA CLARA, CA – February 24, 2005 – Tensilica , Inc., the only company to automate the design of optimized application-specific configurable processors, today announced that it has joined the EDA Consortium. The EDA Consortium represents 100 companies in the $4 billion Electronic Design Automation (EDA) industry and its mission is to promote the health of the EDA industry and to increase awareness of the crucial role EDA plays in today's global economy. Tensilica is a natural addition for the EDA Consortium as its tools, such as the XPRES Compiler, are used to speed the design of complex integrated circuits. Tensilica provides a unique mix of tools and intellectual property (IP) that allow the company to span both of these important industries.

“We are pleased to be joining the EDA Consortium at a time when the electronic design process is starting to go through its next inflection point, up from designing with Verilog or VHDL to designing at higher levels of abstraction to manage both the complexity and time-to-market design issues,” stated Chris Rowen, president and CEO of Tensilica. "Tensilica's design tools provide the only automated methodology for complex system-on-chip (SOC) design, both replacing risky hard-wired logic blocks with tiny, fast customized programmable processors, and encouraging rapid platform design based on multiple processors. On average, our customers employ six configurable processors per chip design, achieving an orders-of-magnitude improvement in design abstraction, simulation speed and design productivity.”

Key to Tensilica's decision to join the EDA Consortium is the success of its XPRES Compiler, which was introduced last summer. The XPRES (Xtensa PRocessor Extension Synthesis) Compiler enables the rapid development of optimized SOC devices without requiring designers to hand code their hardware using design languages like VHDL and Verilog, a process which can take months or perhaps years of design and verification effort. 

With Tensilica's XPRES Compiler, designers simply input the original algorithm that they're trying to optimize, written in standard ANSI C/C++. The XPRES Compiler, coupled with Tensilica's automated processor generation technology, automatically generates an RTL (register transfer level) hardware description and associated software tool chain.  In as little as an hour, Tensilica's approach delivers the resulting hardware block in the form of a pre-verified Xtensa LX processor core. The core also enables customers to future proof their designs due to its inherent programmability, and avoid the cost and risk associated with verifying custom logic. Additionally, the generated RTL fully rivals the performance and efficiency of hand-coded RTL blocks with many concurrent operations, efficient data types, and optimized multiple wide deep pipelines.

About Tensilica

Tensilica was founded in July 1997 to address the growing need for optimized, application-specific processor solutions in high-volume embedded applications. With a configurable and extensible processor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized processor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com .

# # #

Editors' Notes:

  • Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. All other company and product names are trademarks and/or registered trademarks of their respective owners.
  • Tensilica's announced licensees include Agilent, ALPS, AMCC (JNI Corporation), Astute Networks, ATI, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, NEC Laboratories America, NEC Corporation, NetEffect, Nippon Telephone and Telegraph (NTT), NVIDIA, Olympus Optical Co. Ltd., Neterion, Seiko Epson, Solid State Systems, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, and Victor Company of Japan (JVC) .
SOC book
RECOGNITION
Red herring top 100
Portable Design 2006 Editor's  Choice Award
Best Processor Cores of 2004
EDN's Hot 100 Products of 2006
QUOTABLE

“It is faster and easier to design complex SOCs using Xtensa configurable processors - especially when using the XPRES Compiler - than to hand-code complex SOC design elements in hardware using traditional RTL methods. Plus the Xtensa processors are programmable, so it will be valuable for future products and applications.”

- Katsuhiko Nishizawa, general manager of the IJP Design Department of the Imaging Products Operations Division of Seiko Epson Corporation.