Tech Support | Generator Login | Careers | Contact Us
NEWS & EVENTS

  Overview

  Press Releases

  + 2008

  + 2007

  + 2006

  + 2005

  + 2004

  + 2003

  + 2002

  + 2001

  + 2000

  + 1999

  Articles

  Events

  Presentations

  Books

  Press Room

October 26, 2004

Tensilica Sponsors 2nd International System-on-Chip Conference

Hosts Panels and Sessions Focused on Accelerating SoC Design With Configurable Processors

Santa Clara, Calif. – October 26, 2004 – Tensilica, Inc. today announced that it is the Platinum Sponsor of the 2nd International System-on-Chip Conference, and will participate in multiple panels and sessions at the show. The conference is being held at the Crowne Plaza Hotel, Silicon Valley – Milpitas, California, on Wednesday, November 3 and Thursday, November 4, 2004. It focuses on educating the industry about significant issues in SOC design. Tensilica’s activities will include:

  • A presentation entitled, "Instantly Create SOC Hardware Blocks from C Algorithm Descriptions," which will be given by Steve Roddy, vice president of marketing, on November 3 at 1:30 p.m. Mr. Roddy will discuss new compiler technologies that enable the instant creation of RTL hardware descriptions from algorithms written in standard ANSI C code.
  • A second presentation entitled, "Designing with Configurable Processors Instead of RTL,” which will be presented by Steve Leibson on November 4 at 1 p.m. Mr. Leibson will discuss how configurable processors can be used in place of traditional custom logic to simplify and accelerate the design of SOCs.
  • A panel discussion entitled, "CPUs and DSPs for SOC Platform Design," with Steve Leibson on November 4 at 4:15 p.m. Mr. Leibson will be one of five panelists to discuss the integration of CPUs and DSPs in SOC design. Other panelists include Intel, ARM, Texas Instruments and Elixent.

“In less than a year, this conference has grown to become one of the leading forums for discussion on SOC design,” said Leibson. “The conference program comprises leading authorities in academic and commercial circles. We are honored to be among such an impressive group and look forward to sharing our knowledge on some of the breakthrough technologies in SOC design.”

About Tensilica

Tensilica was founded in July 1997 to address the growing need for optimized, application-specific microprocessor solutions in high-volume embedded applications. With a configurable and extensible microprocessor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized microprocessor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com.

# # #

Editors’ Notes:

  • Tensilica, and Xtensa are registered trademarks belonging to Tensilica Inc.. All other company and product names are trademarks and/or registered trademarks of their respective owners.
  • Tensilica’s announced licensees include Agilent, ALPS, AMCC (JNI Corporation), Astute Networks, ATI, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, NEC Laboratories America, NEC Corporation, NetEffect, Nippon Telephone and Telegraph (NTT), Olympus Optical Co. Ltd., S2io, Solid State Systems, Sony, STMicroelectronics, TranSwitch Corporation, and Victor Company of Japan (JVC).
SOC book
RECOGNITION
Red herring top 100
Portable Design 2006 Editor's  Choice Award
Best Processor Cores of 2004
EDN's Hot 100 Products of 2006
QUOTABLE

“It is faster and easier to design complex SOCs using Xtensa configurable processors - especially when using the XPRES Compiler - than to hand-code complex SOC design elements in hardware using traditional RTL methods. Plus the Xtensa processors are programmable, so it will be valuable for future products and applications.”

- Katsuhiko Nishizawa, general manager of the IJP Design Department of the Imaging Products Operations Division of Seiko Epson Corporation.