Tech Support | Generator Login | Careers | Contact Us
NEWS & EVENTS

  Overview

  Press Releases

  + 2008

  + 2007

  + 2006

  + 2005

  + 2004

  + 2003

  + 2002

  + 2001

  + 2000

  + 1999

  Articles

  Events

  Presentations

  Books

  Press Room

May 1, 2000

Tensilica Releases Upgraded XT1000 Emulation Kit

Santa Clara, Cal., May 1, 2000 … Tensilica Inc., the Santa Clara-based provider of application-specific processor technology, announced today the availability of revision 2 of the company’s XT1000 Emulation Kit. This product enables designers to evaluate various processor configuration options created by Tensilica’s Xtensa processor generator in a system environment, and start debug early in the design cycle.

Features:

  • A complete core CPU emulation system
  • FPGA Based Core CPU emulation
  • Up to15 MHz emulation frequency
  • 256 Kbytes EPROM
  • 1 Mbytes SRAM
  • 4 Mbytes of FLASH memory
  • 2 Mbytes of Synchronous SRAM
  • Two RS232 serial channels
  • FPGA configuration port
  • Cache memory emulation
  • Debug Support
  • Real Time Trace Function
  • 16 segment LED Status Display
  • Expansion Connector
  • Power Supply


Description

Tensilica’s XT1000 Emulation Kit is a complete emulation, evaluation and development kit for Tensilica’s Application-Specific Processor Cores (ASPCs). The Xtensa™ Processor Generator is used to develop a specific version of the Xtensa Processor Core that is compiled with the CPLD synthesis tools to produce the CPLD configuration data. The CPLD configuration data is downloaded to the CPLD device residing on the emulation board.

A predefined external bus interface connects the microprocessor core through the processor interface to the emulation board system resources. Revision 2 of the XT1000 uses the Altera APEX™ 20K400 CPLD and is shipped with a default configuration that is useful for training and benchmarking purposes. The CPLD is configured by downloading the configuration data from the host through a parallel port using Altera’s programming adapter, or by copying the configuration data from PROMs located on the emulation board. The PROM option allows the emulation board to be used in a stand-alone mode in the application of interest.

Software development is supported by a resident debug monitor program, XMON, that provides communications and debug facilities for the user. A RS232 serial port provides a communications link to the Sun WS or WinNT host for downloading and debugging user programs under control of a host resident debugger.

The Emulation Kit is priced at $10,000 each and is available off the shelf from Tensilica.

About Tensilica

Tensilica was founded in July 1997 to address the fast-growing market for application-specific microprocessor cores and software development tools for high volume, embedded systems. Using the company's proprietary Xtensa™ Processor Generator, system-on-a-chip (SOC) designers can develop a processor subsystem hardware design and a complete software development tool environment tailored to their specific requirements in hours.

Tensilica's solutions provide a proven, easy-to-use, methodology that enables designers to achieve optimum application performance in minimum design time. The Company is engaged in research, development, and customer support from its offices in Santa Clara, California, Waltham, Massachusetts, Princeton, N.J., Houston, Texas, Reading, U.K. and Yokohama, Japan.

Tensilica is headquartered in Santa Clara, California (95054) at 3255-6 Scott Boulevard, and can be reached at (408) 986-8000 or via www.tensilica.com on the World Wide Web.

SOC book
RECOGNITION
Red herring top 100
Portable Design 2006 Editor's  Choice Award
Best Processor Cores of 2004
EDN's Hot 100 Products of 2006
QUOTABLE

“It is faster and easier to design complex SOCs using Xtensa configurable processors - especially when using the XPRES Compiler - than to hand-code complex SOC design elements in hardware using traditional RTL methods. Plus the Xtensa processors are programmable, so it will be valuable for future products and applications.”

- Katsuhiko Nishizawa, general manager of the IJP Design Department of the Imaging Products Operations Division of Seiko Epson Corporation.