Tensilica
Site Map
- Home
- Products
- Overview
- Technology
- Xtensa Customizable
- Audio DSP
- HiFi 2 and HiFi EP
- HiFi 3
- Audio Codecs
- AMR WB+ Decoder
- AMR WB+ Encoder
- Blu-ray Disc
- Bluetooth SBC
- DAB/MP2
- DAB+
- Digital Rights Mondial (DRM)
- Dolby Digital AC-3 Decode 5.1 Channel
- Dolby Digital AC-3 Comp Output Encode 5.1
- Dolby Digital AC-3 Cons Encode 2, 5.1 Channel
- Dolby Digital Plus Decode 5.1 Ch
- Dolby Digital Plus Decode 7.1 Ch
- Dolby MS10
- Dolby Pro Logic II and IIx
- Dolby TrueHD
- Dolby Volume
- DTS
- DTS Broadcast and DMP
- FLAC Decode
- MP3 Decode
- MP3 Encode
- MPEG-4 aacPlus v1 Decode
- MPEG-4 aacPlus v2 Decode
- MPEG-4 aacPlus v1 Encode
- MPEG-4 aacPlus v2 Encode
- MPEG-2/4 AAC LC Decode
- MPEG-2/4 AAC LC Encode
- MPEG-4 BSAC Decode
- Ogg Vorbis Decode
- RealAudio Decode
- SPIRIT DSP Audio
- WMA Decode
- WMA Encode
- WMA 10 Pro Decoder
- WMA 10 Pro Lossless Decoder
- Voice Codecs
- Audio and Voice Enhancement Software
- Low Power MP3 Playback
- Blu-ray Disc
- Digital Radio
- Free Music
- Video DSP
- Comms DSP
- Diamond Controllers
- HW/SW Dev Tools
- Literature, Docs & Videos
- White Papers
- Cut DSP Development Time
- Optimizing a DSP Architecture
- Tensilica DSP Targets LTE Advanced
- Blu-ray Disc
- High-Fidelity Digital Sound
- Seven Critical Questions - Audio
- Using Processors in the SOC Dataplane
- Video Frame Processing
- Add Multi-Codec Video
- What, Why & How of Customizable Dataplane Processors (DPU)s
- 10 Reasons to Customize a Processor Core
- Xtensa Architecture
- Exploiting Core’s Law
- Avoid Traps of SOC Design
- 10 Tips for SOC Design
- Everything About SOC Memory
- A Processor & DSP Selection Checklist
- TIE - The Fast Path
- Optimize SOC Performance
- Avoid Bus Bottlenecks
- Diamond Cores
- Minimize Energy Consumption
- Use Long Word Processors
- Ports and Queues
- Power Specs
- Videos
- Documentation
- White Papers
- Markets
- Methodology
- Partners
- News & Events
- Company
- Japan
